Directly to content
  1. Publishing |
  2. Search |
  3. Browse |
  4. Recent items rss |
  5. Open Access |
  6. Jur. Issues |
  7. DeutschClear Cookie - decide language by browser settings

System-level Prototyping with HyperTransport

Watson, Myles ; Flanagan, Kelly

[thumbnail of WHTRA2011_paper03.pdf]
Preview
PDF, English
Download (526kB) | Terms of use

Citation of documents: Please do not cite the URL that is displayed in your browser location input, instead use the DOI, URN or the persistent URL below, as we can guarantee their long-time accessibility.

Abstract

The complexity of computer systems continues to increase. Emulation of proposed subsystems is one way to manage this growing complexity when evaluating the performance of proposed architectures. HyperTransport allows researchers to connect directly to microprocessors with FPGAs. This enables the emulation of novel memory hierarchies, non-volatile memory designs, coprocessors, and other architectural changes, combined with an existing system.

Document type: Article
Date Deposited: 03 Feb 2011 15:52
Date: 2011
Faculties / Institutes: Service facilities > Institut f. Technische Informatik (ZITI)
DDC-classification: 004 Data processing Computer science
Controlled Keywords: Computerarchitektur
About | FAQ | Contact | Imprint |
OA-LogoDINI certificate 2013Logo der Open-Archives-Initiative