Directly to content
  1. Publishing |
  2. Search |
  3. Browse |
  4. Recent items rss |
  5. Open Access |
  6. Jur. Issues |
  7. DeutschClear Cookie - decide language by browser settings

Circuit Design Automation for High Speed Interconnects in Advanced Nodes

Markus, Tobias

[thumbnail of diss_tobias_markus_publ.pdf]
Preview
PDF, English
Download (9MB) | Terms of use

Citation of documents: Please do not cite the URL that is displayed in your browser location input, instead use the DOI, URN or the persistent URL below, as we can guarantee their long-time accessibility.

Abstract

Design complexity has become is a rising issue in modern Mixed-Signal SOC designs. Especially today's Full-Custom flow lags automation. This thesis tackles this issue in introducing design flows and methods to create expert knowledge-based parametrizable schematics and layouts.

In this work, a seamless language bridge between python and SKILL was developed to interface with the commonly used design environment. The skillbridge was opensourced and is widely used.

For the schematic a design flow is introduced which guarantees consistency between system-level and implementation. In sizing scripts expert knowledge can be encoded. These scripts are technology agnostic sizing scripts with high reusability.

For layout generation, reoccurring layout patterns were identified in industrial design projects and implemented as parametrizable elementary cells. In an initial version, these elementary cells were implemented with a commercial tool the Cadence PCell Designer. Based on lessons learned an own constraint-based layout generation framework was implemented, the XCell framework. The XCell framework offers interfaces to describe tool and technology agnostic generators.

With this framework, the elementary cells and many more generators were implemented and successfully used in larger designs. In leaf cells using elementary cells a huge part of the including shapes are generated. When these shapes were sorted by category it was shown that in the local category which includes the DRC critical layers 80% was generated.

With this, a significant reduction in design time with reusable layout cells was achieved. This effect is amplified because of all elementary cells being DRC clean and DFM friendly and thus reducing design turnaround cycles.

Document type: Dissertation
Supervisor: Brüning, Prof. Dr.-Ing Ulrich
Place of Publication: Heidelberg
Date of thesis defense: 13 September 2021
Date Deposited: 26 Oct 2021 07:53
Date: 2021
Faculties / Institutes: ?? i-720000 ??
DDC-classification: 000 Generalities, Science
004 Data processing Computer science
620 Engineering and allied operations
About | FAQ | Contact | Imprint |
OA-LogoDINI certificate 2013Logo der Open-Archives-Initiative