Directly to content
  1. Publishing |
  2. Search |
  3. Browse |
  4. Recent items rss |
  5. Open Access |
  6. Jur. Issues |
  7. DeutschClear Cookie - decide language by browser settings

A general purpose HyperTransport-based Application Accelerator Framework

Kramer, David ; Vogel, Thorsten ; Buchty, Rainer ; Nowak, Fabian ; Karl, Wolfgang

[thumbnail of whtra09_paper14.pdf]
PDF, English
Download (1MB) | Terms of use

Citation of documents: Please do not cite the URL that is displayed in your browser location input, instead use the DOI, URN or the persistent URL below, as we can guarantee their long-time accessibility.


HyperTransport provides a flexible, low latency and high bandwidth interconnection between processors and also between processors and peripheral omponents. Therefore, the interconnection is no longer a performance bottleneck when integrating application specific accelerators in modern computing systems. Current FPGAs providing huge computational power and permit the acceleration of compute-intensive kernels. We therefore present a general purpose architecture based on HyperTransport and modern FPGAs to accelerate time-consuming computations. Further, we present a prototypical implementation of our architecture. Here we used an AMD Opteron-based system with the HTX Board [6] to demonstrate that common applications can benefit from available hardware accelerators. A cryptographic example showed that the encryption of files, larger then 50 kByte, can be successfully accelerated.

Document type: Article
Date Deposited: 03 Mar 2009 11:40
Date: 2009
Faculties / Institutes: Service facilities > Institut f. Technische Informatik (ZITI)
DDC-classification: 004 Data processing Computer science
Controlled Keywords: Computerarchitektur
About | FAQ | Contact | Imprint |
OA-LogoDINI certificate 2013Logo der Open-Archives-Initiative